Learning to speak Verilog (intro)

video-placeholder
Loading...
シラバスを表示

学習するスキル

Writing Code in Verilog, Simulating FPGA Designs, Designing FPGA Logic, Designing Test Benches, Writing code in VHDL

レビュー

4.3 (428 件の評価)

  • 5 stars
    56.77%
  • 4 stars
    30.14%
  • 3 stars
    6.77%
  • 2 stars
    3.03%
  • 1 star
    3.27%

JP

2020年10月6日

Filled StarFilled StarFilled StarFilled StarFilled Star

I think this is a good start in learning how to write VHDL and Verilog.\n\nI would like to see a next level course or recommendations for further writing code.

KP

2020年10月27日

Filled StarFilled StarFilled StarFilled StarFilled Star

I think this is a good start in learning how to write VHDL and Verilog.\n\nI would like to see a next level course or recommendations for further writing code.

レッスンから

Verilog and System Verilog Design Techniques

講師

  • Placeholder

    Timothy Scherr

    Senior Instructor and Professor of Engineering Practice

  • Placeholder

    Benjamin Spriggs

    Lecturer and Scholar of Engineering Practice

コース一覧で検討

サインアップは無料です。今すぐサインアップして、パーソナライズされたお勧め、更新、サービスを利用しましょう。