Verilog for fun and profit (intro)

video-placeholder
Loading...
シラバスを表示

学習するスキル

Writing Code in Verilog, Simulating FPGA Designs, Designing FPGA Logic, Designing Test Benches, Writing code in VHDL

レビュー

4.4 (471 件の評価)

  • 5 stars
    58.81%
  • 4 stars
    28.45%
  • 3 stars
    6.79%
  • 2 stars
    2.76%
  • 1 star
    3.18%

KK

2020年6月4日

This is very good course , but i found some little missing details related to reading materials .\n\nBut this was really very helpful course for me as fresher .

KP

2020年10月27日

I think this is a good start in learning how to write VHDL and Verilog.\n\nI would like to see a next level course or recommendations for further writing code.

レッスンから

Basics of Verilog

講師

  • Placeholder

    Timothy Scherr

    Senior Instructor and Professor of Engineering Practice

  • Placeholder

    Benjamin Spriggs

    Lecturer and Scholar of Engineering Practice

コース一覧で検討

サインアップは無料です。今すぐサインアップして、パーソナライズされたお勧め、更新、サービスを利用しましょう。